In re Waldbaum

559 F.2d 611, 194 U.S.P.Q. (BNA) 465, 1977 CCPA LEXIS 126
CourtCourt of Customs and Patent Appeals
DecidedJuly 28, 1977
DocketPatent Appeal No. 76-690
StatusPublished
Cited by11 cases

This text of 559 F.2d 611 (In re Waldbaum) is published on Counsel Stack Legal Research, covering Court of Customs and Patent Appeals primary law. Counsel Stack provides free access to over 12 million legal documents including statutes, case law, regulations, and constitutions.

Bluebook
In re Waldbaum, 559 F.2d 611, 194 U.S.P.Q. (BNA) 465, 1977 CCPA LEXIS 126 (ccpa 1977).

Opinion

MILLER, Judge.

This appeal is from the decision of the Patent and Trademark Office (PTO) Board of Appeals (“board”) affirming the rejection under 35 U.S.C. §§ 100 and 101 of claims 1, 2, 9, and 14-201 for being directed to nonstatutory subject matter. We affirm.

The Invention

The invention involves: a method for controlling a data processor to determine the relative numbers of O’s and l’s in a data word;2 a method of operating a data processor programmed to determine the number of O’s and l’s in a data word with specific application to counting the number of busy and idle lines in a telephone system; and a process comprising a new use of a stored program data processing apparatus.

The method for determining the relative numbers of O’s and l’s in a data word is described in a prior opinion of this court, In re Waldbaum, 457 F.2d 997, 59 CCPA 940 (1972), involving this same application:

The process is carried out by taking particular advantage of two features allegedly available in at least certain prior art computers: a capability of handling what we shall call an EXAMINE instruction, and an address memory device referred to by appellant as a J-register.
The EXAMINE instruction causes the computer to perform several operations. First it examines the data word being analyzed and determines whether all the bits are 0’s. If the bits are all 0’s, the computer is instructed to jump to the address of that set of instructions which governs certain final calculation steps in appellant’s process. If the word contains one or more l’s, the EXAMINE instruction requires the computer to change the least significant 1 (the 1 appearing farthest to the right in the data word) to an 0. The computer then goes on to the instruction at the next consecutive address.
The J-register is a device which is used when there is a jump out of the regular order of instructions. Whenever an instruction requires the computer to go to an instruction address other than that of the next consecutive instruction, the address of the next consecutive instruction is recorded in the J-register. For example, assume that there is an EXAMINE instruction located at address number 100 in a computer, and that the address of the instruction governing the final calculations is address number 500. If the data word being analyzed is “0000” when the computer arrives at the EXAMINE instruction, the word will be analyzed, it will be determined that the word contains no l’s, and the computer will therefore be required to jump to the instruction at address number 500. Normally the computer would have followed the instructions in sequential order, i. e., it would have followed the instruction at address number 100, then followed the instruction at address number 101, etc. Since there has been a jump out of the sequential order, the address of the next consecutive instruction, address number 101, is stored in the J-register. In other words, whenever there is a jump, the J-register records the address the machine would have gone to next if there hadn’t been a jump.
The way appellant analyzes data words is by placing a number of EXAMINE instructions in consecutive addresses in a computer which has the J-register. As a [613]*613data word goes through the sequence of EXAMINE instructions, it loses its rightmost 1 as each instruction is carried out. Eventually the last 1 in the data word will be cancelled out. The next EXAMINE instruction will detect all 0’s in the word and will therefore cause the computer to jump to the instructions governing the final calculations. Since a jump is made, the address of the next consecutive instruction is placed in the J-register. The address of the last EXAMINE instruction used, minus the address of the first EXAMINE instruction in the sequence, gives the number of l’s which were contained in the data word.
As an example, the analysis of the data word “1010” could go as follows: Since the data word has only four digits, only four EXAMINE instructions will be necessary. These instructions must be placed in consecutive addresses in the computer’s memory, for example, at address numbers 100, 101, 102 and 103. When our data word is analyzed by the EXAMINE instruction at address number 100, it will be determined that not all of the bits are 0’s. The rightmost 1 will be changed to a 0, changing our word to “1000,” and the computer will go on to the instruction at address number 101. In following the EXAMINE instruction at address number 101, the computer will again find that not all of the bits in the word are 0’s, so that the computer will change the rightmost 1 to an 0, making our word now “0000,” and go on to the instruction at address number 102. In following the EXAMINE instruction at address number 102, the computer will find that all of the bits in our word are now 0’s. The address of the next consecutive instruction, 103, will therefore be placed in the J-register and the computer will jump to the instruction governing the final calculating steps. These final calculating steps constitute merely the manipulation of the number stored in the J-register and the address of the first EXAMINE instruction in the sequence. Since the address stored in the J-register (here 103) minus 1 always gives the point in the sequence where it was determined that all of the l’s had been changed to 0’s (here 102), that number minus the address of the first EXAMINE instruction in the sequence (100) will always give the number of l’s originally contained in the data word (2).
The above explanation of appellant’s process is at best vastly oversimplified, but it is enough to show the type of process we are dealing with, and that is all the background necessary here. [Id. 457 F.2d at 998-1000, 59 CCPA at 941-43.]

Specific application to counting the number of busy and idle lines in a telephone system entails assigning each bit in a particular data word the status of a telephone line. The bit is, for example, in the 1 condition if the respective line is busy and in the 0 condition if the line is idle. The number of l’s, or busy lines, at any point can then be counted.

Claims 1, 9, and 14 are illustrative of the claimed invention:

1.

Free access — add to your briefcase to read the full text and ask questions with AI

Related

Diamond v. Diehr
450 U.S. 175 (Supreme Court, 1981)
Arshal v. United States
621 F.2d 421 (Court of Claims, 1980)
In re Maucorps
609 F.2d 481 (Customs and Patent Appeals, 1979)
In re Bradley
600 F.2d 807 (Customs and Patent Appeals, 1979)
In re Gelnovatch
595 F.2d 32 (Customs and Patent Appeals, 1979)
In re Freeman
573 F.2d 1237 (Customs and Patent Appeals, 1978)
In re de Castelet
562 F.2d 1236 (Customs and Patent Appeals, 1977)
In re Richman
563 F.2d 1026 (Customs and Patent Appeals, 1977)
In re Bergy
563 F.2d 1031 (Customs and Patent Appeals, 1977)

Cite This Page — Counsel Stack

Bluebook (online)
559 F.2d 611, 194 U.S.P.Q. (BNA) 465, 1977 CCPA LEXIS 126, Counsel Stack Legal Research, https://law.counselstack.com/opinion/in-re-waldbaum-ccpa-1977.